

**Amendments to the Specification:**

Page 8, lines 4-17, replace paragraph [026] as amended in the Amendment filed August 19, 2005 (mail date is August 17, 2005) with the following amended paragraph:

[026] Fig. 5 shows one embodiment of the present invention, wherein a pulse generator 70 includes a TLP generator 71 and a biasing pulse source 72. The TLP generator provides a first ESD-scale pulse to first terminal 62 and a second terminal 64 of semiconductor device 60. The biasing pulse source 72 provides a second ESD-scale pulse to a second terminal 64 and a third terminal 66 of semiconductor device 60. In an embodiment wherein semiconductor device 60 is a MOS transistor, first terminal 62 and second terminal 64 are respectively a drain and a source of the MOS transistor, and third terminal 66 is the gate or substrate of the MOS transistor. In an embodiment wherein semiconductor device 60 is a SCR or LVTSCR, first terminal 62 and second terminal 64 are respectively an anode and a cathode of the SCR or LVTSCR, and third terminal 66 is the substrate or semiconductor well region of the SCR or LVTSCR. In an embodiment wherein semiconductor device 60 is a BJT or FOD, first terminal 62 and second terminal 64 are respectively a collector and an emitter of the BJT or FOD, and third terminal 66 is a base of the BJT or FOD.

Page 8, line 18 through page 9, line 2, replace paragraph [027] with the following amended paragraph:

[027] In another embodiment consistent with the present invention, the biasing pulse source 72 provides the second ESD-scale pulse to both a third and a fourth terminals of semiconductor device 60. In the embodiment in which the ESD protection device is a MOS transistor, the second ESD-scale pulse is provided to the gate and substrate of the MOS transistor. In the embodiment in which the ESD protection device is SCR or LVTSCR, the second ESD-scale pulse is provided to a substrate and a semiconductor well region of the SCR or LVTSCR.

OK to  
enter Specification  
Jm 9/5/06